Job Description
Job Requirements:
Synopsys is hiring a Senior Expert ASIC Digital Design Engineer to develop digital RTL Verilog designs with focus on DDR.
In this role you will be responsible for:
Ideal candidate will:
When u call please mention you have found this job details on SherJobs
Tagged as: c#, Coding, debug, Debugging, developing, digital simulation, Information Technology, maintaining, Perl, Senior ASIC Digital Design Engineer (DDR), supporting RTL, Synthesizable Verilog, System Programming
Job Description Applicants must meet the eligibility requirements to obtain a Security Clearance for access to classified information. An Active...
Apply For This JobJob Description Job Title: SR FICO Leader Roles and Responsibility: Lead the FICO team and Provide Solutions, Mentor and Monitor...
Apply For This JobJOB DETAILS Locality Kompally Role IT Software – Developer Min Salary Rs. 15000 Max Salary Rs. 20000 Min Experience 2...
Apply For This JobJOB DETAILS Locality Garia, Jadavpur Role IT Software – Developer Min Salary Rs. 10000 Max Salary Rs. 15000 Min Experience...
Apply For This JobJob Description Accountant cum Admin Executive Position Accountant cum Admin Executive Locations Ludhiana (Senior), Pune, Kolkata , Bangalore(Senior) Job Details:...
Apply For This JobJOB DETAILS Locality Tollygunge Role IT Software – Developer Min Salary Rs. 5000 Max Salary Rs. 20000 Min Experience 1...
Apply For This Job
