Job Description
Job Requirements:
Synopsys is hiring a Senior Expert ASIC Digital Design Engineer to develop digital RTL Verilog designs with focus on DDR.
In this role you will be responsible for:
Ideal candidate will:
When u call please mention you have found this job details on SherJobs
Tagged as: c#, Coding, debug, Debugging, developing, digital simulation, Information Technology, maintaining, Perl, Senior ASIC Digital Design Engineer (DDR), supporting RTL, Synthesizable Verilog, System Programming
Job Description Functional Area: Global IT Enterprise Network Services Team: Network Operations Job Role – Job Code: Network/Telecom Systems Analyst...
Apply For This JobJob Description Technical Lead Qualification: Science / Engineering Graduate Responsibility: Requirement Gathering: • Participate in requirement gathering JAD sessions and...
Apply For This JobJob Description We have an urgent opening for C++ Developer in Aristocrat Technologies in Noida/Gurgaon. JOB DETAILS : Mentioned below...
Apply For This JobJob Description Responsibilities : We are looking for a passionate senior level software engineer to help lead in the design...
Apply For This JobJOB DETAILS Locality New Town Action Area II Role IT Software – Developer Min Salary Rs. 10000 Max Salary Rs....
Apply For This JobJob Description Overall Experience 6 to 8 years Desired Skills – REST/HTTP/load balancers/IPC technologies – Linux System administration (CentOS/Redhat) –...
Apply For This Job
